

7. (Original) The input level translator circuit of claim 6, wherein the second shunt circuit comprises a transistor that has:
- a gate that is coupled to the full-range node,
 - a source that is coupled to the low-range node, and
 - a drain that is coupled to the second bias node.
8. (Original) The input level translator circuit of claim 1, wherein the first shunt circuit is configured to influence a resistance between the first bias node and the high-range node depending on a full-range signal.
9. (Currently amended) An input level translator circuit comprising:
a first pass circuit that is coupled to a full-range node, to a first bias node, and to a high-range node;
a second pass circuit that is coupled to the full-range node, to a second bias node, and to a low-range node;
a first shunt circuit that is coupled between the first bias node and the high-range node; and
a second shunt circuit that is coupled between the second bias node and the low-range node
~~The input level translator circuit of claim 8, wherein~~
the first shunt circuit is configured to isolate the first bias node from the high-range node if the full-range signal corresponds to a logic high ~~first logic level~~.
10. (Currently amended) An input level translator circuit comprising:
a first pass circuit that is coupled to a full-range node, to a first bias node, and to a high-range node;
a second pass circuit that is coupled to the full-range node, to a second bias node, and to a low-range node;
a first shunt circuit that is coupled between the first bias node and the high-range node; and

a second shunt circuit that is coupled between a second bias node and the low-range signal, wherein the second shunt circuit is configured to receive an n-type cascode bias signal at the second bias node.

18. (Original) The input level translator circuit of claim 17, wherein the full-range signal has a range from a low-voltage level to a high-voltage level, the low-range signal has a range from the low-voltage level to an intermediate-voltage level, the high-range signal has a range from the intermediate-voltage level to the high-voltage level, and

the intermediate voltage level is partway between the low-voltage level and the high-voltage level.

19. (Original) The input level translator circuit of claim 17, wherein the first shunt circuit is configured to:

short the high-range node to the first bias node if the full-range signal corresponds to a first logic level, and

isolate the high-range node from the first bias node if the full-range signal corresponds to a second logic level, and

the second shunt circuit is configured to:

short the low-range node to the second bias node if the full-range signal corresponds to the second logic level, and

isolate the low-range node from the second bias node if the full-range signal corresponds to the first logic level.

20. (Currently amended) An apparatus for translating a level for a full-range signal, comprising: means for converting the full-range signal into a high-range signal at a high-range node; means for converting the full-range signal into a low-range signal at a low-range node; and means for ensuring that at least one of: the low-range node is driven during a full cycle of the full-range signal, and the high-range node is driven

during the full cycle of the full-range signal ~~the low-range node and the high-range node is driven during a full cycle of the full-range signal.~~